Skip to main content

50. TECHNICAL BRIEF on PDG-Approved IC Logic Families, 1968 May 22

 File — Box: 1
Identifier: 1

Scope and Contents

29-page Report, JVM, author. Introduction (from the Report): "In the past several months, we have developed a number of more or less standard logic interconnections using the Signetics 300 & 600 IC families to implement routine functions in interfaces, encoders, converters, etc. This brief is a summary of these circuits, all of which should find useful application in DIPCHIP systems". JVM Note: refer to Page-50 of the TECH REPORT described in Item No. 49 above, for an illustration of the MRC packaging scheme that was compatible with the PDG-Approved IC Logic families

Dates

  • Creation: 1968 May 22

Creator

Conditions Governing Access

This collection is open for research.

Extent

From the Collection: 14.50 Linear Feet

Language of Materials

From the Collection: English

Repository Details

Part of the University of Iowa Archives Repository

Contact:
100 Main Library
University of Iowa Libraries
Iowa City IA 52242
319-335-5921